What do you get when you put a 6-core ARM A57 on TSMC’s 16nm FinFET process? A lot of pretty pictures and a really big bunch of test chips to play with too.
At MWC last week, SemiAccurate spotted a nice A57 wafer hidden away in the ARM booth. Not much was said about it other than 16nm, TSMC, and A57 cores all of which, “Taped-out February, 2014”. That means it is as fresh tasting as it is pretty.
If you look at the wafer below, it is pretty obvious that there are six cores on the die plus a bunch of other test structures. This is a test chip after all, and the purpose is to optimize the A57 core for the upcoming process, and given the time from tape-out, it is hot from the oven. This means the work on the process is still ongoing and likely far from done.
Pretty, shiny FinFETs make big cores from small transistors
Why would you do something as complex as a multi-core A57 SoC that will never actually be a product? Remember ARM’s PoP IP? It takes a lot of work to get to the point of having an almost turnkey solution for licensees, and if a foundry does it right, it is a serious competitive advantage for them. In short this kind of thing is the homework that makes a licensee’s life easier. For the rest of us we get pretty pictures and SoCs with new cores faster. Hard to argue that one.S|A
Have you signed up for our newsletter yet?
Did you know that you can access all our past subscription-only articles with a simple Student Membership for 100 USD per year? If you want in-depth analysis and exclusive exclusives, we don’t make the news, we just report it so there is no guarantee when exclusives are added to the Professional level but that’s where you’ll find the deep dive analysis.
Latest posts by Charlie Demerjian (see all)
- SemiAccurate has Skylake-SP die shots, sizes, and more - Jul 21, 2017
- Skylake-SP has a diverged core - Jul 19, 2017
- Intel’s Purley platform architecture is a step forward - Jul 13, 2017
- Intel launches Purley aka metal Xeons - Jul 11, 2017
- AMD’s Epyc has lots of connections - Jun 26, 2017